Pearson Books home
Browse and buy books online Information for authors Browse our academic online catalogue Resources for schools and English language teaching Online courses and companion websites Online ordering for trade customers
The Reg Bookshop home > Engineering the Complex SOC
Business BooksBusiness
Careers & Personal Development BooksCareers & Personal Development
Computing BooksComputing
Economics BooksEconomics
Education BooksEducation
Engineering BooksEngineering
Finance and Accounting BooksFinance and Accounting
History BooksHistory
Humanities BooksHumanities
Languages BooksLanguages
Law & Criminology BooksLaw & Criminology
Leisure, Hospitality & Tourism BooksLeisure, Hospitality & Tourism
Life Skills BooksLife Skills
Marketing BooksMarketing
Mathematics BooksMathematics
Revision, York Notes & Study Skills BooksRevision, York Notes & Study Skills
Psychology BooksPsychology
Science BooksScience
Social Science BooksSocial Science
Engineering the Complex SOC

Engineering the Complex SOC

Fast, Flexible Design with Configurable Processors

Chris Rowen

Jun 2004, Paperback, 496 pages 
ISBN13: 9780131455375
ISBN10: 0131455370
This title is ordered on demand which may result in extended delivery times.
Special online offer - Save 30%
Was £70.99, Now £49.69 Buy Engineering the Complex SOC

Description  Back Cover  Contents  Author  

Description

Engineering the Complex SOC

The first unified hardware/software guide to processor-centric SOC design

Processor-centric approaches enable SOC designers to complete far larger projects in far less time. Engineering the Complex SOCis a comprehensive, example-driven guide to creating designs with configurable, extensible processors. Drawing upon Tensilica’s Xtensa architecture and TIE language, Dr. Chris Rowen systematically illuminates the issues, opportunities, and challenges of processor-centric design.

Rowen introduces a radically new design methodology, then covers its essential techniques: processor configuration, extension, hardware/software co-generation, multiple processor partitioning/communication, and more. Coverage includes:

  • Why extensible processors are necessary: shortcomings of current design methods

  • Comparing extensible processors to traditional processors and hardwired logic

  • Extensible processor architecture and mechanisms of processor extensibility

  • Latency, throughput, coordination of parallel functions, hardware interconnect options, management of design complexity, and other issues

  • Multiple-processor SOC architecture for embedded systems

  • Task design from the viewpoints of software andhardware developers

  • Advanced techniques: implementing complex state machines, task-to-task synchronization, power optimization, and more

  • Toward a “sea of processors”: Long-term trends in SOC design and semiconductor technology

For all architects, hardware engineers, software designers, and SOC program managers involved with complex SOC design; and for all managers investing in SOC designs, platforms, processors, or expertise.

PRENTICE HALL
Professional Technical Reference
Upper Saddle River, NJ 07458
www.phptr.com

top

Back Cover

Engineering the Complex SOC

The first unified hardware/software guide to processor-centric SOC design

Processor-centric approaches enable SOC designers to complete far larger projects in far less time. Engineering the Complex SOCis a comprehensive, example-driven guide to creating designs with configurable, extensible processors. Drawing upon Tensilica’s Xtensa architecture and TIE language, Dr. Chris Rowen systematically illuminates the issues, opportunities, and challenges of processor-centric design.

Rowen introduces a radically new design methodology, then covers its essential techniques: processor configuration, extension, hardware/software co-generation, multiple processor partitioning/communication, and more. Coverage includes:

  • Why extensible processors are necessary: shortcomings of current design methods

  • Comparing extensible processors to traditional processors and hardwired logic

  • Extensible processor architecture and mechanisms of processor extensibility

  • Latency, throughput, coordination of parallel functions, hardware interconnect options, management of design complexity, and other issues

  • Multiple-processor SOC architecture for embedded systems

  • Task design from the viewpoints of software andhardware developers

  • Advanced techniques: implementing complex state machines, task-to-task synchronization, power optimization, and more

  • Toward a “sea of processors”: Long-term trends in SOC design and semiconductor technology

For all architects, hardware engineers, software designers, and SOC program managers involved with complex SOC design; and for all managers investing in SOC designs, platforms, processors, or expertise.

PRENTICE HALL
Professional Technical Reference
Upper Saddle River, NJ 07458
www.phptr.com

top

Contents

List of Figures.

Foreword by Clayton Christensen.

Foreword by John Hennessy.

Author’s Preface.

Acknowledgments.

1. The Case for a New SOC Design Methodology.

The Age of Megagate SOCs.

The Fundamental Trends of SOC Design.

What’s Wrong with Today’s Approach to SOC Design?

Preview: An Improved Design Methodology for SOC Design.

Further Reading.

2. SOC Design Today.

Hardware System Structure.

Software Structure.

Current SOC Design Flow.

The Impact of Semiconductor Economics.

Six Major Issues in SOC Design.

Further Reading.

3. A New Look at SOC Design.

Accelerating Processors for Traditional Software Tasks.

Example: Tensilica Xtensa Processors for EEMBC Benchmarks.

System Design with Multiple Processors.

New Essentials of SOC Design Methodology.

Addressing the Six Problems.

Further Reading.

4. System-Level Design of Complex SOCs

Complex SOC System Architecture Opportunities.

Major Decisions in Processor-Centric SOC Organization.

Communication Design = Software Mode + Hardware Interconnect.

Hardware Interconnect Mechanisms.

Performance-Driven Communication Design.

The SOC Design Flow.

Non-Processor Building Blocks in Complex SOC.

Implications of Processor-Centric SOC Architecture.

Further Reading.

5. Configurable Processors: A Software View.

Processor Hardware/Software Cogeneration.

The Process of Instruction Definition and Application Tuning.

The Basics of Instruction Extension.

The Programmer’s Model.

Processor Performance Factors.

Example: Tuning a Large Task.

Memory-System Tuning.

Long Instruction Words.

Fully Automatic Instruction-Set Extension.

Further Reading.

6. Configurable Processors: A Hardware View.

Application Acceleration: A Common Problem.

Introduction to Pipelines and Processors.

Hardware Blocks to Processors.

Moving from Hardwired Engines to Processors.

Designing the Processor Interface.

A Short Example: ATM Packet Segmentation and Reassembly.

Novel Roles for Processors in Hardware Replacement.

Processors, Hardware Implementation, and Verification Flow.

Progress in Hardware Abstraction.

Further Reading.

7. Advanced Topics in SOC Design.

Pipelining for Processor Performance.

Inside Processor Pipeline Stalls.

Optimizing Processors to Match Hardware.

Multiple Processor Debug and Trace.

Issues in Memory Systems.

Optimizing Power Dissipation in Extensible Processors.

Essentials of TIE.

Further Reading.

8. The Future of SOC Design: The Seaof Processors.

Why Is Software Programmability So Central?

Looking into the Future of SOC.

Processor Scaling Model.

Future Applications of Complex SOCs.

The Future of the Complex SOC Design Process.

The Future of the Industry.

The Disruptive-Technology View.

The Long View.

Further Reading.

Index.

top

Author

About the Author

DR. CHRIS ROWEN is President, CEO, and Founder of Tensilica, a leader in the automatic generation of application-specific microprocessors for high-volume systems. He pioneered RISC architecture at Stanford, helped start MIPS Computer Systems, and served as VP/General Manager of the Design Reuse Group at Synopsys. He holds a Ph.D. in electrical engineering from Stanford.

top


Product Search



Copyright Pearson EducationLegal Notice Privacy Notice